Programmable pulsewidth control loop (PWCL) in dual-slope combination
نویسندگان
چکیده
منابع مشابه
Pulsewidth Control with Delay Locked Loop
The duty-cycle of a clock, within the VLSI IC, is liable to be changed when the clock passes through several buffer stages in the multistage clock buffer design. The pulse-width may be changed due to unbalance of the p and n MOS transistors in the long CMOS buffer. This paper describes a delay locked loop with double edge synchronization mainly used in a clock alignment process. SPICE simulatio...
متن کاملHigh Performance Digital Pulsewidth-Control Circuit With Programmable Duty Cycle
In High speed operations the duty cycle of the clock signal is to bé calibrated at 50%. But the variations in process, voltage and temperature (PVT) influences the duty cycle and make it difficult to calibrate the duty cycle at 50%. To overcome this deviation Pulse width control loops (PWCLs) are used. This work presents a high performance and fast locking all digital pulse width control circui...
متن کاملA fast-locking low-jitter pulsewidth control loop for high-speed pipelined ADC
A fast-locking, high-precision and low-jitter pulsewidth control loop for high-speed pipelined ADC is presented. Only through controlling the delay of rising edge to adjust duty cycle, the clock jitter could be suppressed greatly. An improved charge pump with a follower circuit and self-biased loop was designed to decrease the voltage ripples for higher accuracy and lower jitter. A start-up cir...
متن کاملThe Dual-Loop Control System for Variable Frequency Power
Abstract— In order to meet the demand of the signal test device of phase-sensitive, by modeling and simulating on the transient stability and load change resistance, the control stability of variable frequency power is increased with parameter configuration, increased phase margin and amplitude margin. Besides, using ARM embedded kernel control chip the dual variable frequency power is establis...
متن کاملSerbian Journal of Electrical Engineering
The clock distribution and generation circuitry forms a critical component of current synchronous digital systems. A digital system’s clocks must have not only low jitter, low skew, but also well-controlled duty cycle in order to facilitate versatile clocking techniques. In high-speed CMOS clock buffer design, the duty cycle of a clock is liable to be changed when the clock passes through a mul...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2010
ISSN: 1349-2543
DOI: 10.1587/elex.7.615